

# DIFFERENTIAL AMPLIFIER OPERABLE IN WIDE RANGE

## Background of the Invention

### 1. Field of the Invention

5           The present invention relates to a differential amplifier.

### 2. Description of the Related Art

          A differential amplifier outputs an output signal corresponding to a potential difference between  
10 two input signals and is widely used in integrated circuits.

          A differential amplifier 100 installed in LSI (Large Scale Integrated circuit) is typically composed of a pair of PMOS transistors 101 and 102 whose  
15 sources are coupled to a common node and a PMOS transistor 103 inserted between the common node and a power supply terminal 104 having a power supply voltage  $V_{DD}$ , as shown in Fig. 1. Input voltages  $V_{IN+}$  and  $V_{IN-}$  are supplied to gates of the PMOS transistors  
20 101 and 102, respectively. A constant bias voltage is applied to the gate of the PMOS transistor 103. The PMOS transistor 103 functions as a constant current source to send a constant bias current  $I_{BIAS}$  to the sources of the PMOS transistors 101 and 102.

25           If the input voltage  $V_{IN+}$  is lower than the input voltage  $V_{IN-}$ , the whole of the bias current  $I_{BIAS}$  flows through the PMOS transistor 101, and is taken

out as an output current  $I_{OUT+}$ . On the other hand, if the input voltage  $V_{IN+}$  is higher than the input voltage  $V_{IN-}$ , the whole of the bias current  $I_{BIAS}$  flows through the PMOS transistor 102, and is taken out as an output  
5 current  $I_{OUT-}$ . When the output currents  $I_{OUT+}$  and  $I_{OUT-}$  flow into loads, an output of the differential amplifier 100 can be taken out also as a voltage. It should be noted that the differential amplifier can be formed of not PMOS transistors but NMOS transistors.

10 In order to normally operate such a differential amplifier, the two input voltages supplied to the differential amplifier need to be limited to a certain range. That is, it is not allowable that the two input voltages extend to the  
15 entire range between a ground voltage  $V_{SS}$  and the power supply voltage  $V_{DD}$ . For example, the two input voltages  $V_{IN+}$  and  $V_{IN-}$  of the differential amplifier 100 shown in Fig. 1 need to be higher than the ground voltage  $V_{SS}$  and lower than the voltage  $V_{DD} - (V_{GS} + V_{DS(SAT)})$ .  
20 Here, the  $V_{DS(SAT)}$  is the voltage between the drain and source of the PMOS transistor 103 when the PMOS transistor 103 is used in a saturation region. The  $V_{GS}$  is the voltage between the gate and source of the PMOS transistor 101 (or the PMOS transistor 102) when the  
25 bias current  $I_{BIAS}$  flows through the PMOS transistor 101 (or the PMOS transistor 102). Similarly, when the differential amplifier is formed of NMOS transistors,

the input voltages  $V_{IN+}$  and  $V_{IN-}$  need to be higher than the  $V_{SS} + (V_{GS} + V_{DS(SAT)})$  and lower than the power supply voltage  $V_{DD}$ . The limit on the input voltage of the differential amplifier reduces the free degree of the design of the differential amplifier, and is not desired.

A CMOS operation amplifier circuit is described in Japanese Laid Open Patent application (JP-A-Heisei 3-62712). In this conventional example, an allowable range for the input voltage of the differential amplifier is extended. The differential amplifier is composed of a pair of P-channel transistors for receiving input signals, a pair of N-channel transistors for receiving the input signals, and a circuit for synthesizing the outputs of the transistor pairs. The P-channel transistor pair and the N-channel transistor pair are different in the allowable range for the input voltage. Thus, the differential amplifier can be operated if the two input voltages are within the voltage range in which at least one of the P-channel transistor pair and the N-channel transistor pair can be operated.

In the differential amplifier, it is also desired that the power consumption is small in addition to the wide allowable range for the two input voltages. Since a large number of differential amplifiers are used in the LSI, it is extremely

effective for the reduction in the power consumption of the LSI that the power consumption is small.

### Summary of the Invention

5           Therefore, it is an object of the present invention to provide a differential amplifier in which an allowable range for an input voltage is widened.

          Another object of the present invention to provide a differential amplifier in which the power  
10 consumption is small.

          In an aspect of the present invention., a differential amplifier includes a differential amplifier circuit, a bias circuit and an output circuit. The differential amplifier circuit includes  
15 first and second differential amplifier sections. The first differential amplifier section includes a first PMOS transistor which has a source connected with a power supply line, and a first pair of PMOS transistors which have sources connected with a drain  
20 of the first PMOS and gates respectively receiving first and second input voltages. The second differential amplifier section includes a first NMOS transistor which has a source connected with a ground line, and a second pair of NMOS transistors which have  
25 sources connected with a drain of the first NMOS and gates respectively receiving the first and second input voltages. The bias circuit activates one of the

first and second differential amplifier sections in response to a control signal. The output circuit outputs an output signal from an output of the activated differential amplifier section.

5           Here, the first PMOS transistor and the first NMOS transistor function as constant current sources. The bias circuit stops an operation of the first PMOS transistor when activating the second differential amplifier section, and stops an operation of the first  
10 NMOS transistor when activating the first differential amplifier section.

          Also, the bias circuit may include a first switch arranged to connect a first bias voltage to a gate of the first PMOS transistor in response to the  
15 control signal; and a second switch arranged to connect a second bias voltage to a gate of the first NMOS transistor in response to the control signal. When one of the first and second switches is turned on, the other is turned off. In this case, the bias  
20 circuit may include an inverter which inverts the control signal; a third switch which is connected between the power supply line and a gate of the first PMOS transistor and switches in response to the inverted control signal; and a fourth switch which is  
25 connected between the ground line and a gate of the first NMOS transistor and switches in response to the inverted control signal. Thus, when one of the third

and fourth switches is turned on, the other is turned off. In this case, when the first switch is turned on, the third switch is turned off, and when the second switch is turned on, the fourth switch is  
5 turned off.

Also, the first differential amplifier section may include a first current mirror circuit which is connected between a drain of each of the PMOS transistors of the first pair and the ground line.

10 Also, the second differential amplifier section may include a second current mirror circuit which is connected between a drain of each of the NMOS transistors of the second pair and the power supply line. In this case, the first current mirror may  
15 include second NMOS transistors, and the second current mirror may include second PMOS transistors. Sources of the second NMOS transistors are connected with the ground line, and gates of the second NMOS transistors are connected with each other. Also, a  
20 drain of one of the second NMOS transistors is connected with a drain of a corresponding one of the PMOS transistors of the first pair. Also, sources of the second PMOS transistors are connected with the power supply line, and gates of the second PMOS  
25 transistors are connected with each other. Also, a drain of one of the second PMOS transistors is connected with a drain of a corresponding one of the

NMOS transistors of the second pair. Also, a drain of the other of the second PMOS transistors is connected with the first current mirror which is connected with one of the PMOS transistors of the first pair which  
5 PMOS transistor is supplied with one of the first and second input voltages, and the one of the second PMOS transistors is connected with one of the NMOS transistors of the second pair which NMOS transistor is supplied with the other of the first and second  
10 input voltages.

At this time, the output circuit obtains the output of the activated differential amplifier section from the second NMOS transistors of the first current mirrors which second NMOS transistors are not  
15 connected with the PMOS transistors of the first pair.

Also, the differential amplifier may further include a control signal generating circuit which generates the control signal based on the first and second input voltages. In this case, the control  
20 signal generating circuit may include a first circuit which generates an average voltage of the first and second input voltages; and a second circuit which generates the control signal from the average voltage.

The first circuit may include a second  
25 constant current source connected with the ground line; third NMOS transistors which are connected with the second constant current source and receives the

first and second input voltages at gates of the third NMOS transistors; fourth NMOS transistors which are connected with the second constant current source; and a current mirror which is connected with the power supply line and supplies the fourth NMOS transistor with a current equal to a sum of currents flowing through the third NMOS transistors, and the average voltage is outputted from a node between the current mirror and the fourth NMOS transistors. In this case, the second circuit may include a comparator which compares a predetermined reference voltage and the average voltage to output the control signal.

Also, the control signal generating circuit may further include a filter circuit which is provided between the first and second circuits. Alternately, the first circuit further may include a buffer which is connected between the node and the second circuit.

In another aspect of the present invention, a method of outputting an output signal from first and second input voltages is applied to an differential amplifier circuit may include first and second differential amplifier sections. The first differential amplifier section may include a first PMOS transistor which has a source connected with a power supply line, and a first pair of PMOS transistors which have sources connected with a drain of the first PMOS and gates respectively receiving



first and second input voltages. Also, the second differential amplifier section may include a first NMOS transistor which has a source connected with a ground line, and a second pair of NMOS transistors which have sources connected with a drain of the first NMOS and gates respectively receiving the first and second input voltages. The method is achieved by activating one of the first and second differential amplifier sections in response to a control signal; by supplying first and second input voltages to the activated differential amplifier section; and by outputting an output signal from an output of the activated differential amplifier section.

Here, the activating may be achieved by (a) controlling the first PMOS transistor to be tuned on and the first NMOS transistor turned off when the first differential amplifier section is activated in response to the control signal; and by (b) controlling the first NMOS transistor to be turned on and the first PMOS transistor to be turned off when the second differential amplifier section is activated in response to the control signal.

Also, the (a) controlling may be achieved by supplying a first bias voltage to a gate of the first PMOS transistor; and by stopping the supply of the first bias voltage to the gate of the first PMOS transistor. Also, the (b) controlling may be achieved

by supplying a second bias voltage to a gate of the first NMOS transistor; and by stopping the supply of the second bias voltage to the gate of the first NMOS transistor.

5           Also, the activating may be achieved by inverting the control signal; by connecting a gate of the first NMOS transistor to the ground line in response to the inverted control signal, when the first differential amplifier section is activated in  
10 response to the control signal; and by connecting a gate of the first PMOS transistor to the power supply line in response to the inverted control signal, when the second differential amplifier section is activated in response to the control signal.

15           Also, the method may include generating the control signal based on the first and second input voltages.

#### **Brief Description of the Drawings**

20           Fig. 1 is a circuit diagram showing the circuit structure of a conventional differential amplifier;

            Fig. 2 is a circuit diagram showing the circuit structure of a differential amplifier  
25 according to a first embodiment of the present invention;

            Figs. 3A to 3C are timing charts showing

waveforms of an input voltages  $V_{IN+}$  and an inverted input voltage  $V_{IN-}$ ;

Fig. 4 is a graph showing an operation range of the differential amplifier in the first embodiment;

5 Fig. 5 is a circuit diagram showing the circuit structure of the differential amplifier according to a second embodiment of the present invention;

Fig. 6 is a circuit diagram showing a control  
10 signal generation circuit included in the differential amplifier in the second embodiment;

Fig. 7 is a circuit diagram showing a modification of the control signal generation circuit included in the differential amplifier in the second  
15 embodiment;

Fig. 8 is a waveform diagram showing a desired input output characteristic of a comparator included in the differential amplifier in the second embodiment; and

20 Fig. 9 is a circuit diagram showing another modification of the control signal generation circuit included in the differential amplifier in the second embodiment.

## 25 Description of the Preferred Embodiments

Hereinafter, a differential amplifier of the present invention will be described in detail with

reference to the attached drawings.

(First Embodiment)

Fig. 2 shows the differential amplifier according to the first embodiment of the present invention. The differential amplifier 10 in the first embodiment compares an input voltage  $V_{IN+}$  and an inverted input voltage  $V_{IN-}$  and generates an output voltage OUT. As shown in Figs. 3A to 3C, the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are a set of voltages that varies at small amplitudes with respect to a common mode voltage  $V_{CM}$  as a center. The amplitudes of the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are typically 100 to 400 mV. The input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are generated such that its average is coincident with the common mode voltage  $V_{CM}$ .

As shown in Fig. 2, the differential amplifier 10 is composed of a bias circuit 3, a differential amplifier circuit 1, and an output circuit 4.

The differential amplifier circuit 1 is composed of a PMOS transistor 31, a pair 1-1 of PMOS transistors 11 and 12, a pair 1-2 of NMOS transistor pair 21 and 22, NMOS transistors 34, 44a and 42a, and current mirrors 41 and 43. The source of the PMOS transistor 31 is connected with a power supply line 6 which is connected with a power supply voltage. The

sources of the PMOS transistor 11 and 12 are coupled to the drain of the PMOS transistor 31. An input voltage  $V_{IN+}$  is supplied to the gate of the PMOS transistor 11, and an inverted input voltage  $V_{IN-}$  is supplied to the gate of the PMOS transistor 12. Any one of the PMOS transistor 11 and the PMOS transistor 12 is turned on in response to the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ . The drain of the PMOS transistor 11 is connected with the source and gate of the NMOS transistor 44a. The drain of the NMOS transistor 44a is connected with a ground line 7. The drain of the PMOS transistor 12 is connected with the source and gate of the NMOS transistor 42a. The drain of the NMOS transistor 42a is connected with the ground line 7.

The current mirror 41 is composed of PMOS transistors 41a and 41b. The sources of the PMOS transistors 41a and 41b are both connected to the power supply line 6. The gates of the PMOS transistors 41a and 41b are connected to each other, and connected to the drain of the PMOS transistor 41a. The drain of the PMOS transistor 41b is connected with the drain of the PMOS transistor 12. Also, the current mirror 43 is composed of PMOS transistors 43a and 43b. The configurations of the current mirror 43 is similar to the configuration of the current mirror 41. The sources of the PMOS transistors 43a and 43b

are both connected to the power supply line 6. The gates of the PMOS transistors 43a and 43b are connected to each other, and connected to the drain of the PMOS transistor 43a. The drain of the PMOS transistor 43b is connected with the drain of the PMOS transistor 11.

The drain of the NMOS transistor 21 is connected with the source of the PMOS transistor 41a and the drain of the NMOS transistor 22 is connected with the source of the PMOS transistor 43a. The sources of the NMOS transistor 21 and 22 are connected to each other, and connected with the drain of the NMOS transistor 34. The source of the NMOS transistor 34 is connected with the ground line 7. The same input voltage  $V_{IN+}$  as supplied to the gate of the PMOS transistor 11 is supplied to the gate of the NMOS transistor 21. The same inverted input voltage  $V_{IN-}$  as supplied to the gate of the PMOS transistor 12 is supplied to the gate of the PMOS transistor 22. Any one of the NMOS transistor 21 and the NMOS transistor 22 is turned on in response to the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ .

The bias circuit 3 is composed of PMOS transistors 32 and 33, NMOS transistors 35 and 36 and a CMOS inverter 37. The CMOS inverter 37 is composed of a PMOS transistor 38 and an NMOS transistor 39. The source of the PMOS transistor 32 is supplied with

a voltage  $V_{BIAS}^P$ , and the gate of the PMOS transistor 32 is supplied with the control signal  $S_c$ . The drain of the PMOS transistor 32 is connected with the gate of the PMOS transistor 31 and the drain of the PMOS transistor 33. The source of the PMOS transistor 33 is connected with the power supply line 6 and the gate thereof is connected with the output of the CMOS inverter 37. The drain of the NMOS transistor 35 is supplied with a voltage  $V_{BIAS}^N$ , and the gate of the NMOS transistor 35 is supplied with the control signal  $S_c$ . The source of the NMOS transistor 35 is connected with the gate of the NMOS transistor 34 and the drain of the NMOS transistor 36. The source of the NMOS transistor 36 is connected with the ground line 7 and the gate thereof is connected with the output of the CMOS inverter 37.

The bias circuit 3 selectively activates one of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 in response to a control signal  $S_c$  supplied externally. When the control signal  $S_c$  is pulled down to a "low" voltage (namely, a ground voltage  $V_{SS}$ ), the PMOS transistors 11 and 12 are activated in the differential amplifier circuit 1. On the other hand, when the control signal  $S_c$  is pulled up to a "high" voltage (namely, a power supply voltage  $V_{DD}$ ), the NMOS transistors 21 and 22 are activated in the differential amplifier circuit 1. The one of

the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 is activated by the bias circuit 3, and outputs an output current from one of the two MOS transistors included in that transistor pair in response to the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ . In detail, when the PMOS transistor pair 1-1 is activated, the output current is outputted from the drain of the PMOS transistor 12, if the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ . On the Contrary, the output current is outputted from the drain of the PMOS transistor 11, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ . When the NMOS transistor pair 1-2 is activated, the output current is outputted from the drain of the NMOS transistor 21, if the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ . On the contrary, the output current is outputted from the drain of the NMOS transistor 22, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ .

The output circuit 4 is composed of a current mirror 45, an output inverter 46, and NMOS transistors 42b and 44b. The output inverter 46 is composed of a PMOS transistor 46a and an NMOS transistor 46b. The output of the output inverter 46 functions as an output node. The current mirror 45 is composed of PMOS transistors 45a and 45b. The sources of the PMOS



transistors 45a and 45b are connected with the power supply line 6, and the gates thereof are connected to each other and to the drain of the PMOS transistor 45a. The drain of the PMOS transistor 45a is  
5 connected with the drain of the NMOS transistor 44b. The gate of the NMOS transistor 44b is connected with the gate of the NMOS transistor 44a and the source thereof is connected with the ground line 7. Thus, the NMOS transistors 44a and 44b form a current mirror  
10 44. The drain of the PMOS transistor 45b is connected with the gates of the PMOS transistor 46a and NMOS transistor 46b as an input of the output inverter and the drain of the NMOS transistor 42b. The gate of the NMOS transistor 42b is connected with the gate of the  
15 NMOS transistor 42a and the source thereof is connected with the ground line 7. Thus, the NMOS transistors 42a and 42b form a current mirror 42.

The output circuit 4 generates an output voltage OUT in response to the output from one among  
20 the four MOS transistors included in the PMOS transistor pair 1 and the NMOS transistor pair 2. When the output current is outputted from the PMOS transistor 11 or the NMOS transistor 22, the output circuit 4 pulls the output voltage OUT down to the  
25 "low" voltage. Also, when the output current is outputted from the PMOS transistor 12 or the NMOS transistor 21, the output circuit 4 pulls the output

voltage OUT up to the "high" voltage. That is, if the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ , the output circuit 4 pulls the output voltage OUT up to the "high" voltage, and oppositely, 5 if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ , the output circuit 4 pulls the output voltage OUT down to the "low" voltage. In this way, the output voltage OUT is outputted based on the fact that the input voltage  $V_{IN+}$  is higher or lower 10 than the inverted input voltage  $V_{IN-}$ . The output voltage OUT is not related to whether either of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 is activated.

In the differential amplifier 10 in this 15 embodiment, the range allowed for the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  can be extended by properly controlling the control signal  $S_c$ . In the differential amplifier 10, the desired one of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 20 is selectively activated by controlling the control signal  $S_c$ . Thus, the differential amplifier 10 can generate the output voltage OUT. Moreover, as mentioned above, the allowable ranges of the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are 25 different in the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2. Thus, the differential amplifier 10 in this embodiment can generate the output voltage

OUT based on the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  varying in the wide voltage range, namely, the range between the ground voltage  $V_{SS}$  and the power supply voltage  $V_{DD}$ , by selecting the proper  
5 one of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 in accordance with the control signal  $S_c$ .

In the differential amplifier 10 in this embodiment, the PMOS transistor pair 1-1 and the NMOS  
10 transistor pair 1-2 are exclusively activated, and they are not activated at the same time. Thus, in the differential amplifier 10 in this embodiment, power consumption can be reduced, as compared with the differential amplifier 10 in the conventional example  
15 1 in which both of the PMOS transistor pair and the NMOS transistor pair are always activated.

The differential amplifier 10 will be described below in detail.

The PMOS transistor 31 functions as a  
20 constant current source for supplying a constant bias current to the PMOS transistor pair 1-1. The gate of the PMOS transistor 31 is connected through the PMOS transistor 32 to a first bias bus 8 having a bias voltage  $V_{BIAS P}$ . The bias voltage  $V_{BIAS P}$  is predetermined  
25 such that the PMOS transistor 31 can supplies a desired bias current to the PMOS transistor pair 1-1. The bias voltage  $V_{BIAS P}$  is the voltage between the

ground voltage  $V_{SS}$  and the power supply voltage  $V_{DD}$ .

The PMOS transistor 32 functions as a switching device for selectively connecting the gate of the PMOS transistor 31 to the first bias bus 8 in response to the control signal  $S_c$ . The control signal  $S_c$  is supplied to the gate of the PMOS transistor 32.

If the control signal  $S_c$  is pulled down to the "low" voltage, the PMOS transistor 32 electrically connects the first bias bus 8 to the gate of the PMOS transistor 31, such that it supplies the bias voltage  $V_{BIASP}$  to the gate of the PMOS transistor 31. Thus, the bias current is supplied to the PMOS transistor pair 1-1, and the PMOS transistor pair 1-1 can be activated. On the other hand, if the control signal  $S_c$  is pulled up to the "high" voltage, the PMOS transistor 32 electrically disconnects the first bias bus 8 from the gate of the PMOS transistor 31, and the PMOS transistor 31 is turned off. Consequently, the supply of the bias current to the PMOS transistor pair 1-1 is stopped, thereby inactivating the PMOS transistor pair 1-1.

When the PMOS transistor pair 1-1 is inactivated, the PMOS transistor 33 functions as a switching device for electrically connecting the gate of the PMOS transistor 31 to the power supply line 6. An inverted control signal  $/S_c$  obtained by inverting the control signal  $S_c$  by the CMOS inverter 37 is

supplied to the gate of the PMOS transistor 33. If the control signal  $S_c$  is pulled up to the "high" voltage, the inverted control signal  $/S_c$  is pulled down to the "low" voltage, and the PMOS transistor 33 is turned on. As a result, the gate of the PMOS transistor 31 is electrically connected to the power supply line 6 and fixed to the power supply voltage  $V_{DD}$ . Consequently, the undesirable bias current is protected from being supplied to the PMOS transistor pair 1-1.

On the other hand, the NMOS transistor 34 functions as a constant current source for supplying a constant bias current to the NMOS transistor pair 1-2. The source of the NMOS transistor 34 is connected to a ground line 7 having the ground voltage  $V_{SS}$ . The gate of the NMOS transistor 34 is connected through the NMOS transistor 32 to a second bias bus 9 having a bias voltage  $V_{BIASN}$ . The bias voltage  $V_{BIASN}$  is predetermined such that the NMOS transistor 34 can supply a desired bias current to the NMOS transistor pair 1-2. The bias voltage  $V_{BIASN}$  is the voltage between the ground voltage  $V_{SS}$  and the power supply voltage  $V_{DD}$ .

The NMOS transistor 35 functions as a switching device for selectively connecting the gate of the NMOS transistor 34 to the second bias bus 9 in response to the control signal  $S_c$ . The source of the

NMOS transistor 35 is connected to the second bias bus 9, and the drain is connected to the gate of the NMOS transistor 34. The control signal  $S_c$  is supplied to the gate of the NMOS transistor 35. If the control  
5 signal  $S_c$  is pulled up to the "high" voltage, the NMOS transistor 35 electrically connects the second bias bus 9 to the gate of the NMOS transistor 34, such that it supplies the bias voltage  $V_{BIASN}$  to the gate of the NMOS transistor 34. At this time, the bias current is  
10 supplied to the NMOS transistor pair 1-2, and the NMOS transistor pair 1-2 is activated. On the other hand, if the control signal  $S_c$  is pulled down to the "low" voltage, the NMOS transistor 35 electrically disconnects the second bias bus 9 from the gate of the  
15 NMOS transistor 34, and the NMOS transistor 34 is turned off. Consequently, the supply of the bias current to the NMOS transistor pair 1-2 is stopped, thereby inactivating the NMOS transistor pair 1-2.

When the NMOS transistor pair 1-2 is  
20 inactivated, the NMOS transistor 36 functions as a switching device for electrically connecting the gate of the NMOS transistor 34 to the ground line 7. The inverted control signal  $/S_c$  generated by the CMOS inverter 37 is supplied to the gate of the NMOS  
25 transistor 36. If the control signal  $S_c$  is pulled down to the "low" voltage, the inverted control signal  $/S_c$  is pulled up to the "high" voltage, and the NMOS

transistor 36 is turned on. At this time, the gate of the NMOS transistor 34 is electrically connected to the ground line 7 and fixed to the ground voltage  $V_{ss}$ . Consequently, the undesirable bias current is  
5 protected from being supplied to the NMOS transistor pair 1-2.

The above-mentioned structure in which the PMOS transistor 32 and the NMOS transistor 35 are driven by the control signal  $S_c$  and the PMOS  
10 transistor 33 and the NMOS transistor 36 are driven by the inverted control signal  $/S_c$  is preferable in that the number of the elements required to configure the bias circuit 3 is small.

In the NMOS transistor and the PMOS  
15 transistor, typically, a certain degree of voltage drop is between its gate and source (the voltage between the gate and the source). When the NMOS transistor and the PMOS transistor are used as a transfer gate, the voltages of the source and the  
20 drain may become unequal due to the voltage drop between the gate and the source. In such a case, it is desirable that a set of NMOS transistors and a set of PMOS transistors in which the sources and the drains are coupled to each other are used for the  
25 transfer gate.

However, as described, in this embodiment, the PMOS transistor 32 is driven by the control signal

$S_c$  and the PMOS transistor 33 is driven by the inverted control signal  $/S_c$ . Therefore, the transfer gate with the above structure needs not to be used. Thus, the number of elements required for the bias  
5 circuit 3 is effectively reduced. Similarly, the NMOS transistor 35 is driven by the control signal  $S_c$  and the NMOS transistor 36 is driven by the inverted control signal  $/S_c$ . Therefore, the transfer gate with the above structure needs not to be used. Thus, the  
10 number of elements required for the bias circuit 3 is effectively reduced.

On the other hand, the output circuit 4 includes the current mirror 45 and the output inverter 46, as mentioned above. The output inverter 46  
15 inverts a voltage of the input node 47 and outputs to the output node 48. The voltage of the output node 48 is the output voltage OUT of the differential amplifier 10.

The PMOS transistor 41b of the current mirror  
20 41 supplies a current to the current mirror 42 only when the current flows through the NMOS transistor 21. The current corresponding to the current flowing through the NMOS transistor 21 is outputted from the drain of the PMOS transistor 41b of the current mirror  
25 41. Thus, the current is supplied to the current mirror 42, if the current flows through the PMOS transistor 12 or the NMOS transistor 21, namely, if



the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ . Whether or not the current is supplied to the current mirror 42 is not related to whether the PMOS transistor pair 1-1 or the NMOS transistor pair 1-2 is activated. If the current is supplied to the current mirror 42, namely, if the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ , the NMOS transistor 42b of the current mirror 42 functions as a constant current source. On the contrary, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ , the NMOS transistor 42b is turned off, and the input node 47 and the ground line 7 are electrically disconnected.

On the other hand, a current is supplied from the current mirror 43 to the current mirror 44 only when the current flows through the NMOS transistor 22. The current corresponding to the current flowing through the NMOS transistor 22 is outputted from the drain of the PMOS transistor 43b of the current mirror 43. Thus, the current is supplied to the current mirror 44, if the current flows through the PMOS transistor 11 or the NMOS transistor 22, namely, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ . Whether or not the current is supplied to the current mirror 44 is not related to whether the PMOS transistor pair 1-1 or the NMOS transistor pair 1-2 is activated. If the current is supplied to the

current mirror 44, namely, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ , the NMOS transistor 44b of the current mirror 44 functions as a constant current source. On the other hand, if the  
5 input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ , the NMOS transistor 44b is turned off.

The drain of the PMOS transistor 45a of the current mirror 45 is connected to the drain of the NMOS transistor 44b of the current mirror 44. If the  
10 NMOS transistor 44b functions as the constant current source and makes the current flow into the PMOS transistor 45a of the current mirror 45, namely, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ , the PMOS transistor 45b of the current  
15 mirror 45 functions as the constant current source. On the other hand, if the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ , the PMOS transistor 45b is turned off.

The drain of the NMOS transistor 42b of the current mirror 42 and the drain of the PMOS transistor 45b of the current mirror 45 are connected to the  
20 input node 47. The voltage of the input node 47 is determined in accordance with the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ . As mentioned  
25 above, if the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ , the NMOS transistor 42a functions as a current source. On the other hand, the

PMOS transistor 45b is turned off. Thus, the input node 47 is pulled down to the "low" voltage. On the other hand, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ , the NMOS transistor 42b is  
5 turned off. On the other hand, the PMOS transistor 45b functions as a constant current source. Hence, the input node 47 is pulled up to the "high" voltage.

As mentioned above, the output inverter 47 inverts the voltage of the input node 47 and outputs  
10 the output voltage OUT. Thus, if the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ , the output voltage OUT is pulled up to the "high" voltage. On the contrary, if the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ , the output  
15 voltage OUT is pulled down to the "low" voltage.

Next, the operation of the differential amplifier 10 in this embodiment will be described. Before the differential amplifier 10 is operated, the control signal  $S_c$  corresponding to the range of the  
20 input voltage  $V_{IN+}$  and inverted input voltage  $V_{IN-}$  to be supplied is supplied from the external unit, and one of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 is activated. The control signal  $S_c$  is supplied from a pad of the LSI containing the  
25 differential amplifier 10.

If the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are near to the ground voltage  $V_{SS}$ ,

the control signal  $S_c$  is set to the "low" voltage, and the PMOS transistor pair 1-1 is activated. If the control signal  $S_c$  is set to the "low" voltage, the PMOS transistor 32 is turned on, and the bias voltage  $V_{BIAS}^P$  is supplied to the PMOS transistor 31. At this time, the PMOS transistor 31 supplies the bias current to the PMOS transistor pair 1-1 and activates the PMOS transistor pair 1-1. Also, in response to the inverted control signal  $/S_c$  set in the "High" voltage, the NMOS transistor 36 is turned on, and the gate of the NMOS transistor 34 is connected to the ground line 7. Consequently, the gate of the NMOS transistor 34 is fixed to the ground voltage  $V_{SS}$ . Thus, the NMOS transistor pair 1-2 is protected from being undesirably operated.

On the other hand, if the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are near to the power supply voltage  $V_{DD}$ , the control signal  $S_c$  is set to the "high" voltage, and the NMOS transistor pair 1-2 is activated. At this time, the NMOS transistor 35 is turned on, and the bias voltage  $V_{BIAS}^N$  is supplied to the NMOS transistor 34. As a result, the NMOS transistor 34 supplies the bias current to the NMOS transistor pair 1-2 and activates the NMOS transistor pair 1-2. Also, in response to the inverted control signal  $/S_c$  set to the "low" voltage, the PMOS transistor 33 is turned on, and the gate of the PMOS

transistor 31 is connected to the power supply line 6. Consequently, the gate of the PMOS transistor 31 is fixed to the power supply voltage  $V_{DD}$ . Thus, the PMOS transistor pair 1-1 is protected from being  
5 undesirably operated.

In this way, only one of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 is activated, thereby reducing the power consumption of the differential amplifier 10.

10 After the control signal  $S_c$  is set, the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are supplied, and the output voltage OUT is outputted from the output circuit 4, in accordance with whether the input voltage  $V_{IN+}$  or the inverted input voltage  $V_{IN-}$  is  
15 higher. If the input voltage  $V_{IN+}$  is higher than the inverted input voltage  $V_{IN-}$ , the output voltage OUT is pulled up to the "high" voltage. If the input voltage  $V_{IN+}$  is lower than the inverted input voltage  $V_{IN-}$ , the output voltage OUT is pulled down to the "low"  
20 voltage.

The output voltage OUT does not depend on whether the PMOS transistor pair 1-1 or the NMOS transistor pair 1-2 is activated. For example, it is supposed that the input voltage  $V_{IN+}$  is higher than the  
25 inverted input voltage  $V_{IN-}$ . If the PMOS transistor pair 1-1 is activated, the current flows through the PMOS transistor 12 of the PMOS transistor pair 1-1,

the current flows through the current mirror 42 from the PMOS transistor 12, and the NMOS transistor 42b of the current mirror 42 is turned on. Thus, the input node 47 is pulled down to the "low" voltage. Finally, 5 the output voltage OUT outputted by the output inverter 46 is pulled up to the "high" voltage. On the other hand, if the NMOS transistor pair 1-1 is activated, the current flows through the NMOS transistor 21 of the NMOS transistor pair 1-1, and the 10 current flows through the current mirror 42 from the current mirror 41 connected to the NMOS transistor 21, and the NMOS transistor 42b of the current mirror 42 is turned on. Hence, similarly to the case that the PMOS transistor pair 1-1 is activated, the input node 15 47 is pulled down to the "low" voltage. Finally, the output voltage OUT is pulled up to the "High" voltage.

As understood from the above, even if any one of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 is activated, the desirable output 20 voltage OUT is outputted from the output inverter 46.

The differential amplifier 10 can operate even if the common mode component of the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ , namely, the common mode voltage  $V_{CM}$  takes any value between the 25 ground voltage  $V_{SS}$  and the power supply voltage  $V_{DD}$ .

Fig. 4 is graphs showing the dependence of the delay time of the differential amplifier 10 on the common

mode voltage  $V_{CM}$ . The power supply voltage  $V_{DD}$  is 2.3 V. When the PMOS transistor pair 1-1 is activated, the differential amplifier 10 can normally operate if the common mode voltage  $V_{CM}$  is 1.3 V or below. On the other hand, when the NMOS transistor pair 1-2 is activated, the differential amplifier 10 can normally operate if the common mode voltage  $V_{CM}$  is 0.9 V or above. In this way, if one of the PMOS transistor pair 1-1 and the NMOS transistor pair 1-2 is properly activated, the differential amplifier 10 can operate in the input voltage range between 0 V and the power supply voltage.

As mentioned above, in the differential amplifier 10 in this embodiment, it is possible to reduce the power consumption while extending the allowable range for the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ .

(Second Embodiment)

Fig. 5 shows the differential amplifier according to the second embodiment of the present invention. In the differential amplifier 10 of the second embodiment, a control signal generation circuit 5 for generating the control signal  $S_c$  based on the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  is added to the circuit structure of the differential amplifier 10 in the first embodiment.

As shown in Fig. 6, the control signal generation circuit 5 is composed of a common mode voltage detection circuit 51, a reference voltage generation power supply 52 and a comparator 53. The common mode voltage detection circuit 51 generates an output voltage  $V_o$  substantially equal to the common mode voltage  $V_{CM}$  in response to the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ . The reference voltage generation power supply 52 generates a reference voltage  $V_R$ . The reference voltage  $V_R$  is a voltage between the ground voltage  $V_{SS}$  and the power supply voltage  $V_{DD}$ , and is preferably  $V_{DD}/2$ . The comparator 53 compares the output voltage  $V_o$  with the reference voltage  $V_R$  and outputs the control signal  $S_c$ .

If the output voltage  $V_o$  is higher than the reference voltage  $V_R$ , the comparator 53 pulls the control signal  $S_c$  up to the "high" voltage. If it is lower, the comparator 53 pulls the control signal  $S_c$  down to the "low" voltage. Thus, if the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are relatively low, the PMOS transistor pair 1-1 is activated. If the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are relatively high, the NMOS transistor pair 1-2 is activated. Consequently, the transistor pair suitably selected on the basis of the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  is activated.

The common mode voltage detection circuit 51



is composed of a constant current source 54 for generating a current  $I_R$ , NMOS transistors 55a, 55b, PMOS transistors 56a, 56b and NMOS transistors 57a, 57b. In the constant current source 54, one end thereof is connected to a ground terminal 58, and the current  $I_R$  flows into the ground terminal 58. The other end of the constant current source 54 is connected through a node 59 to the sources of the NMOS transistors 55a and 55b. The input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$  are supplied to the gates of the NMOS transistors 55a and 55b, respectively. The drains of the NMOS transistors 55a and 55b are connected to drains of the PMOS transistor 56a. The PMOS transistor 56a together with the PMOS transistor 56b constitutes a current mirror. The characteristics of the PMOS transistors 56a and 56b are same. The sources of the PMOS transistors 56a and 56b are connected to a power supply line 60 having the power supply voltage  $V_{DD}$ . The gates of the PMOS transistors 56a and 56b are connected to each other and connected to the drain of the PMOS transistor 56a. The drain of the PMOS transistor 56b is connected to the drains of the NMOS transistors 57a and 57b. The sources of the NMOS transistors 57a and 57b are connected through the node 59 to the constant current source 54. The drains of the NMOS transistors 57a and 57b are connected to their gates, so that the drains

and gates of the NMOS transistors 57a and 57b can be kept at the same voltage. The voltages of the gates of the NMOS transistors 57a and 57b are the output voltage  $V_o$  of the common mode voltage detection

5 circuit 51. The characteristics of the NMOS transistors 57a and 57b are substantially the same as those of the NMOS transistors 55a and 55b.

The output voltage  $V_o$  of the common mode voltage detection circuit 51 is approximately  
10 coincident with the average between the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ , namely, the common mode voltage  $V_{CM}$ . The NMOS transistors 55a and 55b supply currents  $I_2$  and  $I_3$  respectively corresponding to the input voltage  $V_{IN+}$  and the  
15 inverted input voltage  $V_{IN-}$  to the node 59. The current  $I_R/2$  having the value equal to the sum of the current  $I_2$  and the current  $I_3$  flows through the PMOS transistor 56a. The PMOS transistors 56a and 56b form the current mirror. Thus, the current  $I_R/2$  equal to  
20 the current flowing through the PMOS transistor 56a flows into the drains of the NMOS transistors 57a and 57b. Since the NMOS transistors 57a, 57b have the same characteristics, the currents  $I_1$  having the same value flow through the NMOS transistors 57a and 57b.  
25 The sum of the currents flowing through the NMOS transistors 57a and 57b is coincident with the sum of the currents flowing through the NMOS transistors 55a

and 55b. Thus, the current  $I_1$  is coincident with the average of the currents  $I_2$  and  $I_3$ . Moreover, the characteristics of the NMOS transistors 57a and 57b are coincident with those of the NMOS transistors 55a and 55b. Thus, the voltages of the gates of the NMOS transistors 57a and 57b become approximately the average voltage between the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ , namely, the common mode voltage  $V_{CM}$ .

10 More strictly, the output voltage  $V_o$  of the common mode voltage detection circuit 51 is represented by the following equation:

$$V_o = \frac{V_{IN+} + V_{IN-}}{2} + \frac{\sqrt{\frac{2I_1}{\beta}} - \sqrt{\left(\sqrt{\frac{2I_1}{\beta}}\right)^2 - (V_{IN+} - V_{IN-})^2}}{2} \quad (1)$$

where  $I_1$  is the current flowing through the NMOS transistors 57a or 57b, and  $\beta$  is a value represented by the following equation by using a gate width  $W$ , a gate length  $L$ , a mobility  $\mu$  and a gate capacitance  $C_o$ :

$$\beta = \frac{W}{L} \mu C_o \quad (2)$$

The first item of the equation (1) is the average between the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ , namely, the common mode voltage  $V_{CM}$ . The second item of the equation (1) is an error from the common mode voltage  $V_{CM}$  that is caused by a non-linear property of the MOS transistor. The value of

the second item is small.

As shown in the equation (1), the output voltage  $V_o$  is not strictly coincident with the common mode voltage  $V_{CM}$ . However, the output voltage  $V_o$  is at least between the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ . Thus, the output voltage  $V_o$  functions as an index to determine the voltage range between the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ .

10 In the differential amplifier 10 in this embodiment, the output voltage  $V_o$  substantially coincident with the common mode voltage  $V_{CM}$  is generated from the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ . Then, the control signal  $S_c$  is  
15 generated based on the output voltage  $V_o$ . Consequently, the control signal  $S_c$  is generated in accordance with to the voltage range between the input voltage  $V_{IN+}$  and the inverted input voltage  $V_{IN-}$ . Then, the suitable one of the PMOS transistor pair 1-1 and  
20 the NMOS transistor pair 1-2 is automatically selected and activated.

In the second embodiment, if the common mode voltage detection circuit 51 requires a large driving capability, a buffer 61 is preferably inserted between  
25 the drains and gates of the NMOS transistors 57a and 57b, as shown in Fig. 6. An input of the buffer 61 is connected to the drains of the NMOS transistors 57a

and 57b, and an output is connected to the gates of the NMOS transistors 57a and 57b, namely, an output terminal from which the output voltage  $V_o$  is outputted.

5                Noise may be induced in the output voltage  $V_o$  of the common mode voltage detection circuit 51 shown in Figs. 6 and 7. In order to prevent an erroneous operation due to the noise, the comparator 53 preferably has a hysteresis property, as shown in Fig. 10 8. That is, the comparator 53 is configured such that if the input voltage of the comparator 53, namely, the output voltage  $V_o$  of the common mode voltage detection circuit 51 is increased, the voltage of the control signal  $S_c$  is shifted from the "low" voltage to the 15 "high" voltage when the input voltage of the comparator 53 exceeds a threshold  $V_{T1}$ . Moreover, the comparator 53 is configured such that if the input voltage of the comparator 53 is decreased, the voltage of the control signal  $S_c$  is shifted from the "low" 20 voltage to the "high" voltage when the input voltage of the comparator 53 becomes less than a threshold  $V_{T2}$  ( $< V_{T1}$ ). Consequently, even if the noise causes the output voltage  $V_o$  to be fluctuated, the control signal  $S_c$  is protected from being unstable because of that 25 fluctuation.

As another means for protecting the erroneous operation due to the noise, a low pass filter 62 can

be inserted between the comparator 53 and the common mode voltage detection circuit 51, as shown in Fig. 9. The low pass filter 62 is typically composed of a resistor 62a and a capacitor 62b. One terminal of the resistor 62a is connected to an output terminal of the common mode voltage detection circuit 51, and the other terminal of the resistor 62a is connected to an input terminal of the comparator 53. The capacitor 62b is put between the other terminal of the resistor 62 and a ground terminal 63 having the ground voltage  $V_{ss}$ . Consequently, the output voltage  $V_o$  from which the noise of high frequency is removed is supplied to the comparator 53, which protects the control signal  $S_c$  from being unstable.

The circuits shown in Figs. 6, 7 and 9 are only examples. In actual, one of the NMOS circuits shown in Figs. 6, 7 and 9 and a PMOS circuit, in which NMOS transistors and PMOS transistors are exchanged in Figs. 6, 7 and 9, need to be connected in parallel.

According to the present invention, the differential amplifier is provided in which the allowable range for the input voltage is wide and its power consumption is small.